The aim of this paper is to present an approach that allows the generation of VHDL from system level speci cations in SDL. Our approach o vercome the main known problem encountered by previous work which is the communication between di erent processes. We allow SDL communication to be translated into VHDL for synthesis. This is made possible by t h e u s e o f a n intermediate form that support a powerful communication model which e nable the representation in a synthesis oriented manner of most communication schemes. This intermediate form allows the re nement of the system in order to obtain the desired solution. The main re nement step, called communication synthesis, is aimed at xing the protocol and the interface used by t h e di erent processes to communicate. The re ned speci cation is translated into VHDL for synthesis using existing CAD tools. We illustrate the feasibility o f our approach through two SDL to VHDL translation examples.
INTRODUCTION
As the system complexity g r o ws there is the need for new methods to handle large system design. One way to manage that complexity is to rise the level of abstraction of the speci cations by using system level description languages. On the other side, as the level of abstraction rise the gap between the concepts used for the speci cations at the system level (communication channels, interacting processes, data types) and those used for hardware synthesis becomes wider. Although these languages are well suited for the speci cation and validation of complex real time distributed systems, the concepts manipulated Only few approaches have tried to use existing distributed system specication language such as SDL Bonatti 95 Estelle Wytrebwicz 95] . This is mainly due to the gap existing between the concepts manipulated by such languages and those used in hardware description languages. These languages o ers concepts like concurrency and abstract communication. We b e l i e v e t h a t this gap can be closed by the use of progressive re nements Ben Ismail 95], Krueger 92] . However most of the work has concentrated on straightforward translation. Speci cation re nements are needed as the abstraction level of system level speci cations is often too high to be executed directly and eciently. The goal in this phase is to produce an executable system that satis es the high level speci cation and that also exhibits acceptable performances. This transformational phase can be thought a s a n i n teractive, human guided compilation. Human interaction is necessary because such automatic algorithms are beyond compiler technology Krueger 92 Any of the three protocols can be used and new protocols can be added to the library. As in Pulkkinen 92] it assigns one VHDL signal for each S D L signal. When using the second protocol, the algorithm requires the designer interaction to assign priorities to signals. This model does not respect the SDL communication model as signals are consumed in the order of their priorities and not in the order of their arrival. Glunz Glunz 93 ] presents a more powerful approach for SDL to VHDL translation. The communication model can be changed through the use of a protocol library but it support only a subset of SDL. It does not support transition in procedures, labels and doesn't seem to support states with di erent transitions red by signals having a di erent number of parameters.
To our knowledge none of the previous approaches overcome the main encountered translation problems related to communication. The major contribution of this paper is to present an approach where the synthesis is made through an intermediate form which a l l o ws transformations and re nements on the system. This allows to support a wide subset of SDL and to overcome the problem of communication.
In the following sections we present our approach t o s y s t e m l e v el synthesis from SDL speci cations. The next section gives an overview of the main SDL concepts used for system speci cation. In section 3 we emphasize the main di erences between SDL and VHDL concept that may cause translation problems. Section 4 presents our intermediate representation and the di erent design steps. Section 5 introduces the communication model used for intermediate re nement and the concept of communication units. In this section we also detail the steps needed to overcome the problem of communication in system level synthesis from high level communication speci cation. Section 6 describe synthesis from SDL and give the supported subset. Finally we present some results before concluding. SYSTEM SPECIFICATIONS WITH SDL 5 2 SYSTEM SPECIFICATIONS WITH SDL SDL (speci cation and description language) is intended for the modelling and simulation of real time, distributed and telecommunication systems and is standardised by the ITU ITU-T 93]. A system described in SDL is regarded as a set of concurrent processes that communicate with each others using signals. SDL support di erent concepts for describing systems such as structure, behaviour and communication. SDL is intended for describing large designs at the system level. There are two SDL formats, a textual and a graphical one.
Structure
The static structure of a system is described by a hierarchy o f b l o c ks. A block can contain other blocks, resulting in a tree structure or a set of processes to describe the behaviour of a terminal block. Processes are connected with each other and to the boundary of the block b y signalroutes. Blocks are connected together by c hannels. Channels and signalroutes are a way o f c o n veying signals that are used by the processes to communicate. Signals exchanged by t h e processes follow a communication path made up of signalroutes and channels from the sending to the receiving process (Figure 2 ). SDL also support dynamic feature that are software oriented like dynamic process creation and dynamic addressing.
Behaviour
The behaviour of a system is described by a set of autonomous and concurrent processes. A process is described by a nite state machine that communicate asynchronously with other processes by signals. Each process has an input queue where signals are bu ered on arrival. Signals are extracted from the input queue by the process in the order in which they arrived. In other words, signals are bu ered in a rst-in-rst-out order.
Each process is composed of a set of states and transitions. The arrival of an expected signal in the input queue validate a transition and the process can then execute a set of actions such as manipulating variables, procedures call and emission of signals. The received signal determines the transition to be executed. When a signal has initiated a transition it is removed from the input queue. In SDL, variables are owned by a speci c process and cannot be modi ed by others processes. The synchronisation between processes is achieved using the exchange of signals only. SDL includes communication through revealed and exported shared variables. However they are single-writer-multiplereaders. Shared variables are not recommended in the SDL92 standard. Each 6 VHDL generation from SDL speci cations process has an unique address (Pid) which i d e n tify it. A signal always carries the address of the sending and the receiving processes in addition to possible values. The destination address may be used if the destination process cannot be determined statically and the address of the sending process may be used to reply to a signal. Figure 1 represents an SDL process speci cation. State start represents the default state. Input represents the guard of a transition. This transition will be triggered when the speci ed signal is extracted from the input queue. Task represent an action to perform when the transition is executed and output emit a signal with its possible parameters.
Figure 1 SDL process speci cation
Communication
Signals are transferred between processes using signalroutes and channels. If the processes are contained in di erent blocks, signals must traverse channels. The main di erence between channels and signalroutes are : channels may perform a routing operation on signals, it routes a signal to di erent c hannels (signalroutes) connected to it at the frontier of a block depending on the receiving process. a communication through signalroutes is timeless while a communication through channel is delayed nondeterministically. No assumption can be made on the delay and no ordering can be presumed for signals using di erent d e l a ying paths. 
DISTANCE BETWEEN SDL AND VHDL CONCEPTS
In this section we emphasize the main di erences between SDL an VHDL concepts that may generate translation problems. These include :
(a) Execution Model Every language is based on a computation model that specify the control or data ow and the synchronisation Halbwachs 93]. SDL and VHDL are both control ow oriented.
In SDL, each process evolve independently according to the signals received. The execution of parallel processes can be non deterministic. For example when a process receive at the same time two signals coming from two di erent processes their ordering in the input queue cannot be predicted.
In VHDL, the execution of parallel processes is scheduled by the simulator.
Every 4-cycle, all processes are evaluated. Signals assignement are instantaneous and deterministic as con icts are resolved through resolution functions. With VHDL93 nondeterminism can be introduced using shared variables. When going from an SDL speci cation to a VHDL implementation signals have t o b e s c heduled in the input queues, one has then to ensure that the ordering of the signals is valid. Interprocess communication relies basically on two models : message passing and shared memory Andrews 83] . SDL uses the former while VHDL uses the latter. In message passing, processes communicate through messages send with a speci c protocol. With shared memory processes communicate through data stored in a common memory. In VHDL communication can also be carried using signals.
Modelling SDL communication in VHDL requires an expansion of the communication protocol and input queue that are implicit in SDL.
(c) Behavioural Description
The behavioural model specify how to describe the behaviour of the system.
In SDL, the basic construct is the nite state machine. SDL also provides dynamic features such as process creation or dynamic addressing.
In VHDL the numberofcomponent instances is xed and behaviour is speci ed through processes in an algorithmic form. Moreover VHDL does not provide facilities for control ow speci cation such a s exception, reset. Representing these concepts in VHDL requires cumbersome descriptions Narayan 93].
(d) Time
In SDL, a time reference is o ered by a global time server. This server manage the set of timers by p r o viding set and reset primitives. Timers can be used to synchronise processes on an external event. The global time is available to every process through the variable now.
In VHDL, the time is also available through the global simulation time. Processes can use this global time for the synchronisation and the scheduling of signals assignement ( for and after clause). The global simulation time is available through the variable now although it is not supported for synthesis. The translation of SDL timers implies choices concerning their realisation. In SDL the di erent timers are independent and are not synchronised by a common clock.
(e) Data Type SDL o ers the possibility to de ne abstract data types and generic operators for the speci cation of data types. Operators can be de ned in an algorithmic form in SDL or C or through a state machine in SDL. VHDL only provides simple data types but SDL abstract data type can be translated in VHDL without introducing changes in the original program.
As shown in 
AN SDL BASED HARDWARE/SOFTWARE CODESIGN ENVIRONMENT
In this section we present COSMOS, a methodology and an environment f o r the speci cation and the synthesis of mixed systems containing hardware and software. COSMOS starts with an SDL speci cation and produce a C/VHDL distributed architecture. In this paper we will concentrate on the VHDL generation only. Our approach is based on an intermediate form on which i n teractive a n d incremental re nements are performed. The use of an intermediate representation permits the uni cation of di erent speci cations described in hardware, software or system description languages. The codesign process starts with a functional speci cation which is translated into the intermediate form. The next steps are partitioning, communication synthesis and architecture generation.
The partitioning decompose the initial speci cation into abstract processors (partition) that may be transposed on the target architecture composed of hardware parts (ASIC, FPGA), software parts (processor + code) and communication modules (FIFO, memories, buses, IPC, interrupts). Each abstract processor may execute in hardware or in software.
Communication synthesis generally follows the system partitioning. Communication synthesis aims at xing the protocol and interfaces used by t h e communicating subsystems. It is detailed in section 5. System are speci ed using the communication model o ered by the speci cation language. This communication model may not suit the requirement of the nal design and can be changed during communication synthesis.
The architecture generation step produces an executable description in C and VHDL for each abstract processor resulting of the partitioning step. The communication modules are extracted from a library.
COMMUNICATION SYNTHESIS
In this section we describe our communication modelling scheme for system level synthesis. This model aims at representing and implementing the communication scheme used in speci cation languages. Our model should be general enough to accommodate di erent c o m m unication schemes such as message passing or shared memory and allow an e cient implementation of a system level communication speci cations.
Communication Model
In this paper we will use the communication modelling strategy described in Ben Ismail 95] . At the system level, a system is represented by a s e t o f The use of remote procedures call allows to separate communication s p e ci cation from the rest of the system. These communication schemes can be described separately. In our approach the detailed I/O structure and protocols are hidden in a library of communication components. Figure 3 shows a conceptual communication over an abstract communication network. The processes communicate through three abstract channels c1, c2 and c3. c1 and c2 o ers services svc1, svc2 and c3 o ers services svc3, svc4 (services svc1 and svc2 o ered by abstract channel c2 are not represented).
Communication Unit Modelling
We de ne a communication unit as an abstraction of a physical component. Communication units are selected from the library and instantiated during the communication synthesis step.
From a conceptual point of view, the communication unit is an object that can execute one or several communication primitives with a speci c protocol. A communication unit is composed of a set of primitives, a controller and an interface. The complexity of the controller may range from a simple handshake to a complex layered protocol. This modular scheme hides the details of the realisation in a library where a communication unit may h a ve di erent implementations depending on the target architecture (hardware/software).
Communication abstraction in this manner enables a modular speci cation, allowing communication to be treated independently from the rest of the design.
Communication Synthesis
Communication s y n thesis aims to transform a system composed of processes that communicate via high level primitives through abstract channels into a set of interconnected processors that communicate via signals and share communication control. Starting from such a speci cation two steps are needed. The rst is aimed to x the communication network structure and protocols 
Communication network + protocol
RPCall svc3 c_f1 RPCall svc1 c_h1
RPCall svc1 c_h1
RPCall svc1 c_h1 RPCall svc3 c_f1 RPCall svc2 c_h1
RPCall svc2 c_h1
RPCall svc4 c_s1 unit is realised by a speci c implementation selected from the library with regard to data transfer rates, memory bu ering capacity, and the data bus width. The interface of the di erent processes are adapted according to the implementation selected and interconnected. The result of interface synthesis is a set of interconnected processors communicating through signals, buses and possible additional dedicated components selected from the implementation library such as bus arbiter, fo, etc. With this approach it is possible to map communication speci cation into any protocol, from a simple handshake to a complex protocol.
Starting from the system of gure 5, the result of interface synthesis task is detailed in gure 7. The communication unit c h1 has two possible implementations, one with an external bus arbiter for scheduling the two c o m m unication, the other with the arbiter distributed in the interfaces. Any o f t h e two implementation may be selected.
HARDWARE SYNTHESIS FROM SDL SPECIFICATIONS
This section details the re nement steps and the models used by COSMOS in order to transform an SDL model into VHDL. This process support a large 
Restriction for Hardware Synthesis
SDL support a general and abstract communication model that is not well suited for hardware synthesis. This is mainly due to the fact that signals can be routed through channels. In other words the destination of a signal can be determined dynamically by the address of the receiver. In SDL, the dynamic routing scheme is mainly intended for use with the dynamic process creation feature. This feature is very software oriented and is di cult to map in hardware. Nevertheless we can restrict the SDL communication model for hardware synthesis without loosing too much of its generality and abstraction. The restriction imposed on SDL will concern its dynamical aspects such a s process creation and message routing.
Supported Subset
A wide subset of SDL is supported including :
system, block, process, m ultiple instances. state, state *, state *(), save, save *, c o n tinuous signals, enabling condition. input, output, signals with parameters, task, label, join, nextstate, stop, decision, procedure call, imported and exported variables.
Feature not supported includes : dynamic creation of processes, Pid (supported for multiple instances processes), channel substructure, non determinism (input any, input none, decision any).
Correspondence Model Between SDL and VHDL
In this section we present the translation patterns for the main SDL concepts.
(a) Structure
As stated in paragraph 6.1 dynamic aspects of SDL are not considered for hardware synthesis. To a void any routing problem and obtain an e cient communication, we will restrict ourselves to the case where the destination process of a signal can be statically determined. Communication structure can then be attened at compile time. A signal emitted by a process through a set of channels must have a single receiver among the processes connected to these channels. In such a case, channels only forward signals from one boundary of a block to another. No routing decision may b e t a k en as there is only one path for a signal through a set of channels. Therefore channels and signalroutes won't be represented in the nal system. A process that is emitting a signal will write it directly in the input queue of the destination process without going through several channels. Flattening the communication eliminates the communication overhead that occurs when traversing several channels.
(b) Behaviour
Each SDL process will be translated into the corresponding nite state machine. During the partitioning step state machines may be splitted and merged to achieved the desired solution. This step may generate additional communication like shared variables. All the communication protocols and implementation details will be xed by the communication synthesis step regardless from where it has been generated (initial speci cation or partitioning).
(c) Communication
In SDL, each process has a single implicit queue used to store incoming messages. Therefore we will associate one abstract channel to each process ( gure 8). This abstract channel will stand for the input queue and will o er the required communication primitives. During the communication synthesis steps a c o m m unication unit able to execute the required communication scheme will be selected from the library. This approach allows the designer to choose from the library a communication unit that provide an e cient implementation of the required communication. Despite the fact that SDL o ers only one communication model, several di erent protocols may be allocated from the library for di erent abstract channels (see paragraph 5.3.a).
Each signal will be translated as two c o m m unication primitives o ered by 16 VHDL generation from SDL speci cations the abstract channel to read and write the signal and its parameters in the channel.
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RPCall get_s2 Figure 8 represents the re ned SDL model corresponding to the system of gure 2 for synthesis. Each SDL process is mapped to a process containing the behavioural part of the speci cation and an abstract channel that o ers communication primitives to send and receive signals. Each process will read from its own channel and write into other processes channel. An SDL specication is therefore represented by a set of processes and abstract channels. As stated before channels and signalroutes are not represented.
RESULTS
We present here some results concerning VHDL generation from system level speci cations. Figure 9 give the generated code for the process of gure 1. Figure 10 gives an implementation of the communication primitives implementing the SDL communication. The input queue of the process is not detailed in the example below. It is a standard fo. Communication primitives ( gure 10) read and write to the fo ports. We can see from table 2 the line increase when going from SDL speci cation to VHDL implementation. Communication w h i c h represents only 10-20 % of the SDL speci cation represent more than 50 % of the implementation in VHDL. This is mainly due to the the high level of abstraction of the communication provided by SDL. The VHDL size is more than seven times the size of the corresponding SDL model. Table 2 SDL to VHDL translation results In SDL, communication requires one instruction to send a signal. The protocol, signal conveying and input queue are implicit. When going at the implementation level communication becomes explicit requiring a speci c protocol, communication controller and buses.
CONCLUSION
In this paper we h a ve described an approach whereby the Speci cation and Description Language (SDL) can be used for system level synthesis to produce an implementation in VHDL. We h a ve emphasised on the necessity o f i n teractive and progressive re nement steps to close the gap between the concepts used in system description languages and those of hardware description language. Our approach support a large subset of SDL, i.e all concepts that may be used for hardware speci cation. The generated VHDL code is acceptable by existing simulation and high level synthesis tools. E cient implementation of system communication i s a c hieved through a library of communication models.
